# 3-Axis Single Chip Magnetic Sensor QMC6308



The QMC6308 is a three-axis magnetic sensor, which integrates magnetic sensors and signal condition ASIC into one silicon chip. This wafer level chip scale package (WLCSP) is targeted for applications such as e-compass, map rotation, gaming and personal navigation in mobile and wearable devices.

The QMC6308 is based on state-of-the-art, high resolution, magneto-resistive technology. Along with the custom-designed 16-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, offset cancellation and temperature compensations. QMC6308 enables 1° to 2° compass heading accuracy. The I<sup>2</sup>C serial bus allows for easy interface.





The QMC6308 is in a 0.8x0.8x0.5mm<sup>3</sup> surface mount 4-pin WLCSP package.

## **FEATURES**

- 3-Axis Magneto-Resistive Sensors in a 0.8x0.8x0.5 mm³ WLCSP, Guaranteed to Operate Over an Extended Temperature Range of -40 °C to +85 °C.
- ▶ 16 Bit ADC With Low Noise AMR Sensors Achieves 2 milli-Gauss Field Resolution
- Wide Magnetic Field Range (±30 Gauss)
- ▶ Temperature Compensated Data Output
- I<sup>2</sup>C Interface with Standard and Fast Modes
- Built-In Self-Test
- Wide Range Operation Voltage (1.65V to 1.95V) and Low Power Consumption (15μA)
- Lead Free Package Construction
- Software and Algorithm Support Available

# BENEFIT

- Small Size for Highly Integrated Products. Signals Have Been Digitized and Calibrated.
- Enables 1° To 2° Degree Compass Heading Accuracy, Allows for Pedestrian Navigation and LBS Applications
- Maximizes Sensor's Full Dynamic Range and Resolution
- Automatically Maintains Sensor's Sensitivity Under Wide Operating Temperature Range
- High-Speed Interfaces for Fast Data Communications. Maximum 1.5KHz Data Output Rate
- Enables Low-Cost Functionality Test After Assembly in Production
- Compatible with Battery Powered Applications
- RoHS Compliance
- Compassing Heading, Hard Iron, Soft Iron, and Auto Calibration Libraries Available



Rev: G

# **CONTENTS**

CO	NTENTS		2
1	INTERNA	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	4
	2.1	Product Specifications	4
	2.2	Absolute Maximum Ratings	5
	2.3	I/O Characteristics	5
3	PACKAC	GE PIN CONFIGURATIONS	
	3.1	Package 3-D View	
	3.2	Package Outlines	
4	EXTERN	AL CONNECTION	
	4.1	Recommended External Connection	
	4.2	Mounting Considerations	
	4.3	Layout Considerations	
5	BASIC D	EVICE OPERATION	
	5.1	Anisotropic Magneto-Resistive Sensors	
	5.2	Power Management	8
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I <sup>2</sup> C and Its Addresses	9
	5.5	Internal Clock	(
	5.6	Internal Clock	9
6	MODES (	OF OPERATION	9
	6.1	Modes Transition	(
	6.2	Modes Transition	.10
7		ATION EXAMPLES.	.10
	7.1	Normal Mode Setup Example	
	7.2	Continuous Mode Setup Example	.10
	7.3	Self-test Example	
	7.4	Suspend Mode Example	.11
	7.5	Measurement Example	
	7.6	Soft Reset Example	
8		MUNICATION PROTOCOL	
_	8.1	I <sup>2</sup> C Timings	
	8.2	I <sup>2</sup> C R/W Operation	
9		ERS	
,	9.1	Register Map	
		Negative Profinition	12



Rev: G

#### 1 **INTERNAL SCHEMATIC DIAGRAM**

#### 1.1 **Internal Schematic Diagram**




Figure 1. Block Diagram

**Table 1. Block Function** 

Block	Function			
AMR bridge	3-axis magnetic sensor			
MUX	Multiplexer for sensor channels			
PGA	Programmable gain amplifier for sensor signals			
ADC	Analog-to-Digital converter			
Signal conditioning	Digital blocks for magnetic signal calibration and compensations			
I <sup>2</sup> C	Interface logic data I/O			
NVM	Non-volatile memory			
Register	Internal register			
Selftest	Internal driver to generate self-test stimulus			
Set-reset Driver	Internal driver to initialize magnetic sensor			
Reference	Voltage/current reference for internal biasing			
CLKGEN.	Internal oscillator for internal operation			
POR	Power on reset			



#### 2 SPECIFICATIONS AND I/O CHARACTERISTICS

#### 2.1 **Product Specifications**

Table 2. Specifications (Tested and specified at 25°C, VDD=1.8V, except stated otherwise.)

Parameter	Conditions		Min	Тур	Max	Unit
Supply Voltage	VI	DD	1.65		1.95	V
Suspend Mode Current <sup>[3]</sup>	Total Current on VDD			2	3	μΑ
Normal Mode Current [1]	and hidh			15/58 65/290 130/580 260/1160		uΑ
Continuous Mode Current <sup>[3]</sup>	Maximum O	DR: 1500Hz		2200	2800	uA
Sensor Field Range	Full	Scale	-30		30	Gauss
	±3	0G	-5		- 5	%
	Field Range = ±30G			1000		LSB/G
Sensitivity [2,3]	Field Ran	ge = ±12G		2500		LSB/G
	Field Range = ±8G		4//	3750		LSB/G
	Field Range = ±2G			15000		LSB/G
Linearity <sup>[3]</sup>		ge = ±30G d= ±15G	4	0.5	0.7	%FS
Hysteresis <sup>[3]</sup>	3 sweeps a	cross ±30G	7 / K	0.03	0.06	%FS
Offset				±10		mG
Sensitivity Tempco <sup>[3]</sup>	Ta = -40	°C~85°C			±0.05	%/°C
Digital Resolution	Field Rang	ge = ±30G		1.0		mGauss
Field Resolution <sup>[3]</sup>	Field Resolution <sup>[3]</sup> Standard deviation			3	6	mGauss
X-Y-Z Orthogonality <sup>[3]</sup>	Soncitivity Hiroctions			90±1	90±3	Degree
Operating Temperature			-40		85	°C
ESD		3M	4000			V
LOD	CDM		1000			Y

Note [1]: The Normal Mode Current differs at different OSR1 setting. The value of low power mode is measured at OSR1=1 setting, and the value of high power mode is measured at OSR1=8.

Note [2]: Sensitivity is calibrated at zero field; it is slightly decreased at high fields.

Note [3]: Based on 3lots characterization results at continuous mode

Rev: G



Rev: G

#### **Absolute Maximum Ratings** 2.2

Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

Parameter	MIN.	MAX.	Units
VDD	-0.3	2.0	V
Storage Temperature	-40	125	°C
Exposed to Magnetic Field (all directions)		50000	Gauss
Reflow Classification	MSL 1, 260 °C Peak Temperature		

#### 2.3 I/O Characteristics

Table 4. I/O Characteristics (VDDIO=1.8V)

Symbol	Parameter(Units)	Minimum	Typical	Maximum
VIH	High Level Input Voltage(V)	0.7*VDDIO		
VIL	Low Level Input Voltage(V)			0.3*VDDIO
VHYS	Hysteresis of Schmitt Trigger Input(V)	0.1		-
I⊫	Input Leakage, ALL Inputs(uA)	-10		10
Voн	High Level output Voltage(V)	0.8*VDDIO		
Vol	Low Level output Voltage(V)			0.2*VDDIO

#### 3 PACKAGE PIN CONFIGURATIONS

#### Package 3-D View 3.1

Arrow indicates direction of magnetic field that generates a positive output reading in normal measurement configuration.

< QMC6308 >




Figure 2. Package 3-D View




Figure 3. Package Top View



Rev: G

**Table 5. Pin Configurations** 

PIN	PIN	1/0	TYPE	Function
No.	NAME			
A1	VSS		Power	Ground
A2	SCL		CMOS	I2C clock
B1	VDD		Power	Supply Voltage
B2	SDA	I/O	CMOS	I2C data


#### 3.2 **Package Outlines**


#### 3.2.1 **Package Type**

**WLCSP** 

#### 3.2.2 Package Size:

0.8mm (Length)\*0.8mm (Width)\*0.5mm (Height)






TOP VIEW (MARK SIDE)

BOTTOM VIEW (BALL SIDE)





		AI	0.110	0.140	0.170
25um Backside To	ре	A2	0.375	0.400	0.425
		D	0.810	0.830	0.850
		E	0.810	0.830	0.850
1		D1		0.400BSC	
Aa	170 kg	E1		0.400BSC	
1	Α	е		0.400BSC	
1 ( ) ( ) 1	-1	Ь	0.200	0.230	0.260
		×1		0.215REF	
		x2		0.215REF	
		у1		0.215REF	
SIDE VIEW	NOTES:	у2		0.215REF	

Figure 4. Package Size

#### 3.2.3 Marking:

Tracking code: X<sub>1</sub>X<sub>2</sub>X<sub>3</sub>X<sub>4</sub>X<sub>5</sub>

X<sub>1</sub>= Supplier code X<sub>2</sub>X<sub>3</sub>X<sub>4</sub>X<sub>5</sub>= Package Lot •= Pin1 Identifier




Figure 5. Chip Marking



Rev: G

# EXTERNAL CONNECTION

#### 4.1 **Recommended External Connection**




Figure 6. External Connection

Note: R1/R2 selection guide: 2.7Kohm for a short I2C bus length (less than 10 cm), and 4.7Kohm for a bus length less than 5 cm.

#### 4.2 **Mounting Considerations**

The following is the recommend printed circuit board (PCB) footprint for the QMC6308. Due to the fine pitch of the pads, the footprint should be properly centered in the PCB.




Figure 7. QMC6308 PCB footprint

#### **Layout Considerations** 4.3

Besides keeping all components that may contain ferrous materials (nickel, etc.) away from the sensor on both sides of the PCB, it is also recommended that there is no conducting copper line under/near the sensor in any of the PCB layers.

#### 4.3.1 Solder Paste

A 4-mil stencil and 100% paste coverage is recommended for the electrical contact pads.

#### **Reflow Assembly** 4.3.2

This device is classified as MSL 1 with 260°C peak reflow temperature. Reference IPC/JEDEC standard J-STD-033 for additional information.

No special reflow profile is required for QMC6308, which is compatible with lead eutectic and lead-free solder paste reflow profiles. QST recommends adopting solder paste manufacturer's guidelines. Hand soldering is not recommended.



Rev: G

## 4.3.3 External Capacitors

The external capacitors C1 should be ceramic type with low ESR characteristics. The exact ESR value is not critical, but values less than 200 milli-ohms are recommended. Reservoir capacitor C1 is nominally 2.2  $\mu$ F in capacitance. Low ESR characteristics may not be in many small SMT ceramic capacitors (0402), so be prepared to up-size the capacitors (0201) to gain low ESR characteristics.

# 5 BASIC DEVICE OPERATION

# 5.1 Anisotropic Magneto-Resistive Sensors

The QMC6308 magneto-resistive sensor circuit consists of tri-axial sensors and application specific support circuits to measure magnetic fields. With a DC power supply is applied to the sensor two terminals, the sensor converts any incident magnetic field in the sensitive axis directions to a differential voltage output.

The device has an offset cancellation function to eliminate sensor and ASIC offsets. It also applies a self-aligned magnetic field to restore magnetic state before each measurement to ensure high accuracy. Because of these features, the QMC6308 doesn't need to calibrate every time in most of application situations. It may need to be calibrated once in a new system or a system changes a new battery.

# 5.2 Power Management

There are only one power supply pins to the device. VDD provides power for all the internal analog and digital functional blocks and I/O.

When the device is powered on, all registers are reset by POR (Power-On-Reset), then the device transits to the suspend mode and waits for further commands.

Table 6 provides references for two power states.

**Table 6: Power States** 

Power State	VDD	Power State description
1	0V	Device Off, No Power Consumption
2	1.65V~1.95V	Device On, Enters Suspend Mode after POR, waiting for further commands

## 5.3 Power On/Off Time

After the device is powered on, some time periods are required for the device fully functional. The external power supply requires a time period for voltage to ramp up (PSUP), it is typically 50 milli-second. However, it isn't controlled by the device. The Power-On-Reset time period (PORT) includes time to reset all the logics, load values in NVM to proper registers, enter the standby mode and get ready for analogy measurements. The power on/off time related to the device is in Table 7.

Table 7. Time Required for Power On/Off

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR	PORT	Time Period After VDD at			250	uS
Completion		Operating Voltage to Ready for				
Time		I <sup>2</sup> C Command				
Power off	SDV	Voltage that Device			0.2	V
Voltage		Considered to be Power				
		Down.				
Power on	PINT	Time Period Required for	100			uS
Interval		Voltage Lower Than SDV to				
		Enable Next POR				

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	8 / 16
--	--------



Rev: G




Figure 8. Power On/Off Timing

# Communication Bus Interface I<sup>2</sup>C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I2C.

Power On/Off Timing

This device is compliant with I2C Bus Specification. As an I2C compatible device, this device has a 7-bit serial address and supports I<sup>2</sup>C protocols. This device supports standard and fast speed modes, 100kHz and 400kHz, respectively. External pull-up resistors are required to support all these modes.

There are only one I<sup>2</sup>C address available. The default value is 2CH.

#### 5.5 Internal Clock

5.4

The device has an internal clock for internal digital logic functions and timing management. This clock is not available to external usage.

#### **Temperature Compensation** 5.6

The Device has built-in Temperature compensation function. The compensated magnetic sensor data is placed in the Output Data Registers automatically.

#### MODES OF OPERATION 6

#### 6.1 **Modes Transition**

The device has three different modes, controlled by register (0x0A), mode bits Mode<1:0>. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through I<sup>2</sup>C commands of changing mode bits. The default mode is Suspend Mode.

9/16



Rev: G




Figure 9. Modes Transition

#### 6.2 **Description of Modes**

#### 6.2.1 **Normal Mode**

During the Normal mode (MODE bits= 2'b01), the magnetic sensor continuously makes measurements and places measured data in data output registers. The field range register is controlled by RNG<1:0> in register 0BH and data output rate is controlled by ODR<1:0> in register 0AH. They should be set up properly for your applications in the normal mode.

## 6.2.2 Single Mode

During the Single Mode (MODE bits=2'b10), the whole chip runs only once and enter in the suspend mode after 1 measurement is finished.

#### 6.2.3 Continuous Mode

During the Continuous Mode (MODE bits=2'b11), the whole chip runs all the time without sleep time, so the maximum ODR can be got at this mode. The self-test function can only be enabled in Continuous Mode and enters in Suspend Mode after the data is updated.

#### Suspend Mode 6.2.4

Suspend mode is the default magnetometer state upon POR and soft reset. Only few function blocks are activated in this mode which keeps power consumption as low as possible. In this state, register values are hold on by a lower power LDO. I2C interface is active and all register read and write are allowed. There is no magnetometer measurement in this Mode.

#### 7 APPLICATION EXAMPLES

#### 7.1 **Normal Mode Setup Example**

- Write Register 0BH by 0x00 (Define Set/Reset mode, with Set/Reset On, Field Range 30Guass)
- ♦ Write Register 0AH by 0xCD (set normal mode, set ODR=200Hz)

#### 7.2 **Continuous Mode Setup Example**

- Write Register 0BH by 0x00 (Define Set/Reset mode, with Set/Reset On, Field Range 30Guass)
- ♦ Write Register 0AH by 0xC3 (set continuous mode)



 Citle:
 QMC6308 Datasheet

 Rev:
 G

# 7.3 Self-test Example

- ♦ Write Register 0AH by 0x03 (set continuous mode)
- ♦ Check status register 09H[0],"1" means ready
- ♦ Read data Register 01H ~ 06H, recording as datax1/datay1/dataz1
- ♦ Write Register 0BH by 0x40(enter self-test function)
- ♦ Waiting 5 millisecond until measurement ends
- ♦ Read data Register 01H ~ 06H, recording as datax2/datay2/dataz2
- ♦ Calculate the delta DeltaX=(datax1-datax2), DeltaY=(datay1-datay2), DeltaZ=(dataz1-dataz2)
- ♦ Self-test Judgment: If the delta value of each axis is in the range of following table, the chip is working properly.

	DeltaX	DeltaY	DeltaZ
Criteria	800~1200	800~1200	120~1200
(Unit:LSB)			

# 7.4 Suspend Mode Example

♦ Write Register 0AH by 0x00

# 7.5 Measurement Example

- ♦ Check status register 09H[0],"1" means ready
- ♦ Read data register 01H ~ 06H

# 7.6 Soft Reset Example

♦ Write Register 0BH by 0x80

# 8 I<sup>2</sup>C COMMUNICATION PROTOCOL

# 8.1 I<sup>2</sup>C Timings

Below table and graph describe the I<sup>2</sup>C communication protocol times


## Table 8. I<sup>2</sup>C Timings

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock		f <sub>scl</sub>		0		400	kHz
SCL Low Period		t <sub>low</sub>		1			μS
SCL High Period	<b>Y</b>	t <sub>high</sub>		0.6			μS
SDA Setup Time		t <sub>sudat</sub>		0.1			μS
SDA Hold Time		thddat		0			μS
Start Hold Time		t <sub>hdsta</sub>		0.6			μS
Start Setup Time		t <sub>susta</sub>		0.6			μS
Stop Setup Time		t <sub>susto</sub>		0.6			μS
New Transmission Time		t <sub>buf</sub>		1.3			μS
Rise Time		t <sub>r</sub>				0.3	μS
Fall Time		t <sub>f</sub>				0.3	μS

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.



Rev: G



I<sup>2</sup>C Timing Diagram

Figure 10. I<sup>2</sup>C Timing Diagram

#### 8.2 I<sup>2</sup>C R/W Operation

#### 8.2.1 **Abbreviation**

Table 9. Abbreviation

SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

#### 8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I2C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

#### I<sup>2</sup>C Write 8.2.3

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one-byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Table 10. I<sup>2</sup>C Write

TS	Slave Address	R W	S,	Re	Register Address Data (0x0A) $\mathsepsilon$							48	ST						
ART	0 1 0 1 1 0 0	0	ĆK	0 0	0 (	0 1	0	1 0	ĆĶ.	0 0	0	0	0	0	0	1	CK	우	

#### 8.2.4 I<sup>2</sup>C Read

I<sup>2</sup>C read sequence consists of a one-byte I<sup>2</sup>C write phase followed by the I<sup>2</sup>C read phase. A start condition must be generated between two phases. The I2C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte, the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

Table 11. I<sup>2</sup>C Read

(0	Slave Address	R		Register Address	
0,		W	, 0,	(0x00)	0,

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of OST.



	0	1	0	1	1	0	0	0		0	0	0	0	0	0	0	0		
ST		SI	ave	Ac	ddre	ess		R W	S/	Data (0x00)						NAC	ST		
ART	0	1	0	1	1	0	0	1	ĆK	0	0	0	0	0	0	0	0	ĆK	ОР

# REGISTERS

#### 9.1 Register Map

The table below provides a list of the 8-bit registers embedded in the device and their respective function and addresses.

Chip ID is located at the address 00H, the default value is 80H. It can be used to recognize device.

Table 12. Register Map

Table 12. Register Map										
Addr.	7	6	5	4	3	2	1	0	Access	Value after por or soft
										reset
00H	Chip ID						•		Read only	80H
01H	Data Out	tput X LSE	Register	XOUT[7	[0:]				Read only	00H
02H	Data Out	tput X MSI	B Register	· XOUT[	15:8]			•	Read only	00H
03H	Data Out	tput Y LSE	Register 3	YOUT[7:0	0]				Read only	00H
04H	Data Out	tput Y MSI	B Register	· YOUT[1	5:8]				Read only	00H
05H	Data Out	tput Z LSE	Register	ZOUT[7:0	0]				Read only	00H
06H	Data Out	tput Z MSI	3 Register	ZOUT[15	5:8]				Read only	00H
09H	-	-	-	NVM_ LD	NVM_ RDY	-	OVFL	DRDY	Read only	18H
0AH	OSR2<1	:0>	OSR1<1	:0>	ODR<1:	0>	MODE<	1:0>	Read/Write	00H
0BH	SOFT_ RST	SELF_ TEST	RF	Ü	RNG<1:	0>	SET/RE MODE<		Read/Write	00H/80H*
0DH	-	SR_ CTRL	-	-		-	-	-	Read/Write	00H
29H	-	-	-		7	SIGNZ	SIGNY	SIGNX	Read/Write	00H

<sup>\*</sup>For 0BH, the value is 00H after POR, and 80H after soft reset, because the SOFT\_RST bit is not auto-cleared after setting high.

#### 9.2 **Register Definition**

#### 9.2.1 **Output Data Register**

Registers 01H ~ 06H store the measurement data from each axis magnetic sensor in each working mode. In the normal mode, the output data is refreshed periodically based on the data update rate ODR setup in control registers 0AH. The data stays the same, regardless of reading status through I2C, until new data replaces them. Each axis has 16-bit data width in 2's complement, i.e., MSB of 02H/04H/06H indicates the sign of each axis. The output data of each channel saturates at -32768 and 32767.

Table 13 Output Data Register

Table 13. Output Data Register											
Addr.	7	6	5	4	3	2	1	1	0		
01H	Data Out	tput X LSE	3 Register	XOUT[7:	0]						
02H	Data Out	tput X MS	B Register	XOUT[1	5:8]						
03H	Data Out	tput Y LSE	Register	YOUT[7:	0]						
04H	Data Out	tput Y MS	B Register	YOUT[1	5:8]						
05H	Data Out	tput Z LSE	Register 3	ZOUT[7:	0]						
06H	Data Out	tput Z MSI	B Register	ZOUT[15	5:8]	•		•			

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.

Rev: G



Rev: G

#### 9.2.2 **Status Register**

There is one status register located in address 09H.

Register 09H has two bits indicating for status flags, the rest are reserved for factory use. The status registers are read only bits.

Table 14. Status Register 1

Addr.	7	6	5	4	3	2	1	0
09H			NVM_	NVM_			OVFL	DRDY
			LD	RDY				

DRDY bit denotes the status of data, which is set when all three-axis data is ready and loaded to the output data registers in each mode. It is reset to "0" by reading the status register through I2C commands

DRDY: "0": no new data, "1": new data is ready

OVFL bit is set high when either axis code output exceeds the range of [-30000,30000] LSB and reset to "0" after the status register is read.

OVFL: "0": no data overflow occurs, "1": data overflow occurs

NVM\_RDY denotes the status of built-in Non-volatile Memory.

NVM RDY: "0": NVM not ready for access, "1": NVM ready for access

NVM LD denotes the status of data loading from built-in Non-volatile Memory

NVM LD: "0": data loading from NVM not finished, "1": data loading from NVM finished

#### 9.2.3 **Control Registers**

Two 8-bits registers are used to control the device configurations.

Control register 1 is located in address 0AH, it sets the operational modes (MODE) and over sampling rate (OSR). Control register 2 is located in address 0BH. It controls soft reset, self-test and set/reset mode.

Two bits of MODE registers can transfer mode of operations in the device, the four modes are Suspend Mode, Normal mode, Single Mode and Continuous Mode. The default mode after Power-On-Reset (POR) is Suspend Mode. Suspend Mode should be added in the middle of mode shifting between Continuous Mode. Single Mode and Normal Mode.

The Output data rate is controlled by ODR registers. Four data update frequencies can be selected: 10Hz, 50Hz, 100Hz or 200Hz.

Over sample Rate (OSR1) registers are used to control bandwidth of an internal digital filter. Larger OSR value leads to smaller filter bandwidth, less in-band noise and higher power consumption. It could be used to reach a good balance between noise and power. Four over sample ratio can be selected, 8,4,2 or 1. Another filter is added for better noise performance; the depth can be adjusted through OSR2.

Table 15. Control Register 1

Addr	7	6	5	4	3	2	1	0	
0AH	OSR2	2<1:0>	OSR1<1	:0>	ODR<1:0>		МО	MODE<1:0>	
Reg.	Definition	n	00 01			10		11	
Mode	Mode Control		Suspend Nor		rmal Single		Continu		nuous
			N		de			Mode	
ODR	Output D	ata	10Hz	50H	Ηz	100Hz		200Hz	7
	Rate								
OSR1	Over	sample	8	4		2		1	
	Ratio1								
OSR2	Down	sampling	1	2		4		8	
	rate								

Set/Reset Mode can be control by the register SET/RESET MODE. There are 3 modes for selection: SET AND RESET ON, SET ONLY ON and SET AND RESET OFF. In SET ONLY ON or SET AND RESET OFF mode, the

The information contained herein is the exclusive property of OST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.



Rev: G

offset is not renewed during measuring.

Field ranges of the magnetic sensor can be selected through the register RNG. The full-scale range is determined by the application environments. The lowest field range has the highest sensitivity, therefore, higher resolution.

Self-test function is added for verification of the signal-chain. When the function is enable through the bit SELF— TEST, a inner-built current is generated and an additional signal is added to the sensor, generating a difference in the 3 axis value. User should record the value before and after the self-test and compare with threshold value.

Soft reset can be done by setting the register SOFT RST High. Soft reset can be invoked at any time of any mode. After setting High, the SOFT RST bit will not be auto-cleared. So after the soft reset command 0BH=80, another command 0BH=00 is always needed.

Table 16. Control Register 2

Addr.	7		6	5	4	3	2	1	0		
0BH	SOFT_RST		SELF_TEST			RNG<1:0>		SET/F	RESET		
								MODE	E<1:0>		
Reg. Definition			ion	00		01	10		11		
SET/RESE	Τ	Set and	d reset mode	Set and reset		Set only on	Set an	d reset	Set and reset		
MODE		ctrl		on			off		off		
RNG		Full Ra	nge	30Guass	6	12Guass	8Guas	S	2Guass		
SELF_TES	Т	Self_te	st	1: self_test enable, auto clear after the data is updated							
SOFT_RST	-	Soft res	set	1: Soft reset, restore default value of all registers, 0: no reset							

There are 2 more registers used for better set-reset performance and signal sign configuration. SR\_CTRL control bit is located at address 0x0D<6>. When this bit is set high, the interior set reset coil will generate a larger current, which results better set-reset performance.

SR\_PW<2:0> is located at address 0x29<6:4>. It controls the pulse width of set-reset.

PT bit is located at address 0x29<3>. Every time the set-reset pulse comes, there might be a relatively large voltage turbulence on the power supply, so it is meaningful to reserve a short period of time for power stabilizing. PT is used to control this duration.

There are 3 bits for controlling the sign of 3 axis magnetic digital output, naming SIGNZ SIGNY and SINGX. They are located at the address 0x29<2:0>.

Table 17. Control Register 3

Addr	7	6	5	4	3	2	1	0			
0DH		SR_									
		CTRL									
Reg.	Reg. Definition 0 1										
SR_CTRL	Set-Rese	et control	Normal	set-reset	current	Increased set-reset current					
	level										

Table 18. Control Register 4

Addr	7	6	5	4	3	2	1	0	
29H	-	-	-	-	-	SIGNZ	SIGNY	SIGNX	
Reg.	Definition		0			1	1		
SIGNZ	Sign of Z axis		Positive sign			Negat	Negative sign		
SIGNY	Sign of \	Y axis							
SIGNX	Sign of 2	< axis							



## ORDERING INFORMATION

Ordering Number	Operating Temperature	Package	Packaging
QMC6308-TR	-40°C ~ 85°C	WLCSP	Tape and Reel: 5k pieces/reel



## Caution

This part is sensitive to damage by electrostatic discharge. Use ESD precautionary procedures when touching, removing or inserting.

**CAUTION: ESDS CAT. 1B** 

# **FIND OUT MORE**

For more information on QST's Magnetic Sensors contact us at 86-21-69517300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

U.S. Patents 4,441,072, 4,533,872, 4,569,742, 4,681,812, 4,847,584 and 6,529,114 apply to the technology described.

China Patents 201210563667.3, 201210563956.3, 201210563952.5, 201210563687.0, 201310403912.9, 201410027189.3, 201410027240.0, 201410027085.2 and 201410085278.3 apply to the technology described.



16 / 16

Rev: (